Design Consideration in the Development of Multi-Fin FETs for RF Applications

Peijie Feng, Prasanta Ghosh

Department of Electrical Engineering and Computer Science, Syracuse University, Syracuse, USA.

DOI: 10.4236/wjnse.2012.22011                

Abstract

In this paper, we propose multi-fin FET design techniques targeted for RF applications. Overlap and underlap design configuration in a base FinFET are compared first and then multi-fin device (consisting of transistor unit up to 50) is studied to develop design limitations and to evaluate their effects on the device performance. We have also investigated the impact of the number of fins (up to 50) in multi-fin structure and resulting RF parameters. Our results show that as the number of fin increases, underlap design compromises RF performance and short channel effects. The results provide technical understanding that is necessary to realize new opportunities for RF and analog mixed-signal design with nanoscale FinFETs.

Keywords

FinFET; Analog; RF; Source/Drain Extension Region Engineering; Simulation; Multi-Fin FET

Conflicts of Interest

The authors declare no conflicts of interest.

References

[1]	“International Technology Roadmap for Semiconductors,” 2011. http://www.public.itrs.net
[2]	V. Subramanian, A. Mercha, B. Parvais, M. Dehan, G. Groeseneken, W. Sansen and S. Decoutere, “Identifying the Bottlenecks to the RF Performance of FinFETs,” Proceedings of the 23rd Annual International Conference on VLSI Design, Bangalore, 3-7 January 2010, pp. 111-116.
[3]	V. Trivedi, J. G. Fossum and M. M. Chowdhury, “Nanoscale FinFETs with Gate-Source/Drain Underlap,” IEEE Transactions on Electron Devices, Vol. 52, No. 1, 2005, pp 56-62. doi:10.1109/TED.2004.841333
[4]	A. Kranti and G. M. Armstrong, “Design and Optimization of FinFETs for Ultra-Low-Voltage Analog Applications,” IEEE Transactions on Electron Devices, Vol. 54, No. 12, 2007, pp. 3308-3316. doi:10.1109/TED.2007.908596
[5]	J. Yang, P. M. Zeitzoff and H. Tseng, “Highly Manufacturable Double-Gate FinFET With Gate-Source/Drain Underlap,” IEEE Transactions on Electron Devices, Vol. 54, No. 6, 2007, pp. 1464-1470. doi:10.1109/TED.2007.896387
[6]	P. Feng and P. K. Ghosh, “Comparison of Silicon-on-Insulator and Body-on-Insulator FinFET Based Digital Circuits with Consideration on Self-Heating Effects,” IEEE International Semiconductor Device Research Symposium, College Park, Maryland, 7-9 December 2010, pp. 1-2.
[7]	“Sentaurus Device Manual,” Synopsys, Santa Clara, 2010.
[8]	A. Kranti, J. Raskin and G. A. Armstrong, “Optimizing FinFET Geometry and Parasitics for RF Applications,” Proceedings of the IEEE International SOI Conference, 6-9 Octorber 2008, New Paltz, New York, pp. 123-124.
[9]	J.-P. Raskin, G. Pailloncy, D. Lederer, F. Danneville, G. Dambrine, S. Decoutere, A. Mercha and B. Parvais, “High-Frequency Noise Performance of 60-nm Gate-Length FinFETs,” IEEE Transactions on Electron Devices, Vol. 55, No. 10, 2008, pp. 2718-2727. doi:10.1109/TED.2008.2003097