Optics and Photonics Journal

Volume 3, Issue 2 (June 2013)

ISSN Print: 2160-8881   ISSN Online: 2160-889X

Google-based Impact Factor: 0.76  Citations  h5-index & Ranking

System-on-a-Chip (SoC) Based Hardware Acceleration for Video Codec

HTML  Download Download as PDF (Size: 175KB)  PP. 112-117  
DOI: 10.4236/opj.2013.32B028    5,107 Downloads   7,362 Views  Citations
Author(s)

ABSTRACT

Nowadays, from home monitoring to large airport security, a lot of digital video surveillance systems have been used. Digital surveillance system usually requires streaming video processing abilities. As an advanced video coding method, H.264 is introduced to reduce the large video data dramatically (usually by 70X or more). However, computational overhead occurs when coding and decoding H.264 video. In this paper, a System-on-a-Chip (SoC) based hardware acceleration solution for video codec is proposed, which can also be used for other software applications. The characteristics of the video codec are analyzed by using the profiling tool. The Hadamard function, which is the bottleneck of H.264, is identified not only by execution time but also another two attributes, such as cycle per loop and loop round. The Co-processor approach is applied to accelerate the Hadamard function by transforming it to hardware. Performance improvement, resource costs and energy consumption are compared and analyzed. Experimental results indicate that 76.5% energy deduction and 8.09X speedup can be reached after balancing these three key factors.

Share and Cite:

X. Niu and J. Fan, "System-on-a-Chip (SoC) Based Hardware Acceleration for Video Codec," Optics and Photonics Journal, Vol. 3 No. 2B, 2013, pp. 112-117. doi: 10.4236/opj.2013.32B028.

Copyright © 2024 by authors and Scientific Research Publishing Inc.

Creative Commons License

This work and the related PDF file are licensed under a Creative Commons Attribution 4.0 International License.