[1]
|
F. M. Gardner, “Phaselock Techniques,” 3rd Edition, John Wiley and Sons, Hoboken, 2005.
|
[2]
|
Q. Nasir and S. R. Al-Araji, “Optimum Perfromance Zero Crossing Digital Phase Locked Loop using Multi-Sampling Technique,” IEEE International Conference on Electronics, Circuits and Systems, Sharjah, 14-17 December 2003, pp. 719-722.
|
[3]
|
Q. Nasir, “Digital Phase Locked Loop with Broad Lock Range Using Chaos Control Technique,” AutoSoft-Intelligent Automation and Soft Computing, Vol. 12, No. 2, 2006, pp. 183-186.
|
[4]
|
Q. Nasir, “Extended Lock Range Zero Crossing Digital Phase Locked Loop with Time Delay,” EURASIP Journal on Wireless Communications and Networking, Vol. 2005, No. 3, 2005, pp. 413-418.
|
[5]
|
Q. Nasir and S. R. Al-Araji, “Performance Analysis of Zero Crossing DPLL with Linearized Phase detector,” International Journal of Information and Communication Technology, Vol. 1, No. 3, 2009, pp. 45-51.
|
[6]
|
W. C. Jakes, “Microwave Mobile Communication,” John Wiley and Sons, Hoboken, 1974.
|
[7]
|
Q. Nasir, “Chaos Controlled ZCDPLL for Carrier Recovery in Noisy Channels,” Wireless Personal Communications, Vol. 43, No. 4, December 2007, pp. 1577-1582. doi:10.1007/s11277-007-9328-6
|
[8]
|
H. C. Osborne, “Stability Analysis if an Nth Power Phase-Locked Loop—Part I: First Order DPLL,” IEEE Transactions on Communications, Vol. 28, No. 8, 1980, pp. 1343-1354. doi:10.1109/TCOM.1980.1094771
|
[9]
|
H. C. Osborne, “Stability Analysis if an Nth Power Phase-Locked Loop—Part II: Second- and Third-Order DPLL’s”, IEEE Transactions on Communications, Vol. 28, No. 8, 1980, pp. 1355-1364. doi:10.1109/TCOM.1980.1094772
|
[10]
|
F. Chao, et al., “A Novel Islanding Detection Method Based on Digital PLL for Grid-Connected Converters,” International Conference on Power System Technology, Hangzhou, 24-28 October 2010, pp. 1-5.
|