[1]
|
B. H. Calhoun and A. P. Chandrakasan, “Static Noise Margin Variation for Sub-Threshold SRAM in 65 nm CMOS,” IEEE Journal of Solid-State Circuits, Vol. 41, No. 7, 2006, pp. 1673-1679.
|
[2]
|
M. Sinangil, N. Verma and A. P. Chandrakasan, “A Reconfigurable 8T Ultra-Dynamic Voltage Scalable (U-DVS) SRAM in 65 nm CMOS,” IEEE Journal of Solid-State Circuits, Vol. 44, No. 11, 2009, pp. 3163-3173.
|
[3]
|
Z. Y. Liu and V. Kursun, “Characterization of a Novel Nine-Transistor SRAM Cell,” IEEE Transaction of Very Large Scale Integration Systems, Vol. 16, No. 4, 2008, pp. 488-492.
|
[4]
|
S. Lin, Y.-B. Kim and F. Lombardi, “Design and Analysis of a 32 nm PVT Tolerant CMOS SRAM Cell for Low Leakage and High Stability,” Integration the VLSI Journal, Vol. 43, No. 2, 2010, pp. 176-187.
doi:10.1016/j.vlsi.2010.01.003
|
[5]
|
A. J. Bhavnagarwala, X. Tang and J. D. Meindl, “The Impact of Intrinsic Device Fluctuations on CMOS SRAM Cell Stability,” IEEE Journal of Solid-State Circuits, Vol. 36, No. 4, 2001, pp. 658-665. doi:10.1109/4.913744
|
[6]
|
Z. Guo, A. Carlson, L.-T. Pang, K. Duong, T.-J. K. Liu and B. Nikolic, “Large-Scale Read/Write Margin Measurement in 45 nm CMOS SRAM Arrays,” IEEE Symposium on VLSI Circuits Digest of Technical Papers, Honolulu, 18-20 June 2008, pp. 42-43.
|
[7]
|
R. K. Singh, S. Birla and M. Pattanaik, “Characterization of PNN Stack SRAM Cell at Deep Sub-Micron Technology with High Stability and Low Leakage for Multimedia Applications,” International Journal of Computer Applications, Vol. 33, No. 1, 2011, pp. 13-17.
doi:10.5120/3409-4756
|
[8]
|
J. J. Wang, S. Nalam and B. H. Calhoun, “Analyzing Static and Dynamic Write Margin for Nanometer SRAMs,” International Symposium on Low Power Electronics and Design, Bangalore, 11-13 August 2008, pp. 129-134.
|
[9]
|
E. Seevinck, et al., “Static-Noise Margin Analysis of MOS SRAM Cells,” IEEE Journal of Solid-State Circuits, Vol. 22, No. 5, 1987, pp. 748-754.
doi:10.1109/JSSC.1987.1052809
|
[10]
|
S. Birla, M. Pattanaik and R. K. Singh, “Static Noise Margin Analysis of Various SRAM Topologies,” IACSIT International Journal of Engineering and Technology, Vol. 3, No. 3, 2011, pp. 304-309.
|