Fast Switching Fractional-N Frequency Synthesizer Architecture Using TDTL

Mahmoud A. AL-QUTAYRI, Saleh R. AL-ARAJI, Abdulrahman Al-HUMAIDAN

.

DOI: 10.4236/ijcns.2009.29102                

Abstract

This paper presents an efficient indirect fractional frequency synthesizer architecture based on the time delay digital tanlock loop. The indirect type frequency synthesis systems incorporate a low complexity high performance adaptation mechanism that enables them to remain in a locked state following the division process. The performance of the proposed fractional-N synthesizer under various input conditions is demonstrated. This includes sudden changes in the system input frequency as well as the injection of noise. The results of the extensive set of tests indicate that the fractional-N synthesizer, proposed in this work, performs well and is capable of achieving frequency divisions with fine resolution. The indirect frequency synthesizer also has a wide locking range and fast switching response. This is reflected by the system ability to regain its lock in response to relatively large variations in the input frequency within a few samples. The overall system performance shows high resilience to noise as reflected by the mean square error results.

Keywords

Fractional, Synthesizer, Time Delay Tanlock Loop, Register Adaptation

Conflicts of Interest

The authors declare no conflicts of interest.

References

[1]	R. Staszewski and P. Balsara, “All-digital frequency synthesizer in deep-submicron CMOS,” Wiley, 2006.
[2]	A. Lacaita, S. Levantino, and C. Samori, “Integrated frequency synthesizers for wireless systems,” Cambridge University Press, 2007.
[3]	C. Mishra, et al., “Frequency planning and synthesizer architectures for multiband OFDM UWB radios,” IEEE Transactions on Microwave Theory and Techniques, Vol. 53, pp. 3744–3756, December 2005.
[4]	C. Gaudes, M. Valkama, and M. Renfors, “A novel frequency synthesizer concept for wireless communications,” Proceings of International Symposium Circuits and Systems (ISCAS), Vol. 2, pp. 85–88, 2003.
[5]	T. Lin, J. Kaiser, and J. Pottie, “Integrated low-power communication system design for wireless sensor networks,” IEEE Communication Magazine, Vol. 42, pp. 142–150, December 2004.
[6]	F. Agnelli, et al., “Wireless multi-standard terminals: System analysis and design of a reconfigurable RF front-end,” IEEE Circuits and Systems Magazine, Vol. 6, pp. 38–59, 2006.
[7]	A. Chenakin, “Frequency synthesis: Current solutions and new trends,” Microwave Journal, Vol. 50, pp. 256–260, May 2007.
[8]	S. Moon, A. Valero-Lopez, and E. Sanchez-Sinencio, “Fully integrated frequency synthesizer: A tutrial,” International Journal High Speed Electronics and Systems, Vol. 15, pp. 353–375, June 2005.
[9]	J. Vankka, “Digital synthesizers and transmitters for software radio,” Springer, 2005.
[10]	A. Bellaouar, M. O'brecht, M. Fahim, and M. Elmasry, “Lowpower direct digital frequency synthesis for wireless communications,” IEEE Journal of Solid-State Circuits, Vol. 35, pp. 385–390, March 2000.
[11]	Z. Hussain, B. Boashash, M. Hassan-Ali, and S. Al-Araji, “A time-delay digital tanlock loop,” IEEE Transactions on Signal Processing, Vol. 49, No. 8, pp. 1808–1815, 2001.
[12]	C. Lee and C. K. Un, “Performance analysis of digital tanlock loop,” IEEE Transactions on Communications, Vol. COM-30, pp. 2398–2411, October 1982.
[13]	S. R. Al-Araji, Z. M. Hussain, and M. A. Al-Qutayri, “Digital phase lock loops: Architectures and applications,” Springer, 2006.
[14]	M. Al-Qutayri, S. Al-Araji, and N. Al-Moosa, “Improved first-order time-delay tanlock loop architectures,” IEEE Transactions on Circuits and Systems Part-I, Vol. 53, No. 9, pp. 1896–1908, 2006.
[15]	A. Granas and J. Dugundji, “Fixed point theorem,” Springer, 2003.
[16]	A. Al-Humaidan, S. Al-Araji, and M. Al-Qutayri, “Frequency synthesizer for wireless applications using TDTL,” IEEE APCCAS, pp. 1518–1521, December 2006.