Author(s)

M. Thiruveni Raguraman, D. Shanthi Saravanan

Department of ECE, Department of CSE, PSNA College of Engineering and Technology, Dindigul, India.

Discrete cosine transform (DCT) is frequently used in image and video signal processing due to its high energy compaction property. Humans are able to perceive and identify the information from slightly erroneous images. It is enough to produce approximate outputs rather than absolute outputs which in turn reduce the circuit complexity. Numbers of applications like image and video processing need higher dimensional DCT algorithms. So the existing architectures of one dimensional (1D) approximate DCTs are reviewed and extended to two dimensional (2D) approximate DCTs. Approximate 2D multiplier-free DCT architectures are coded in Verilog, simulated in Modelsim to evaluate the correctness, synthesized to evaluate the performance and implemented in virtexE Field Programmable Gate Array (FPGA) kit. A comparative analysis of approximate 2D DCT architectures is carried out in terms of speed and area.

Discrete Cosine Transform, Energy Compaction, Field Programmable Gate Array, Dimension

Raguraman, M. and Saravanan, D. (2016) FPGA Implementation of Approximate 2D Discrete Cosine Transforms. Circuits and Systems, 7, 434-445. doi: 10.4236/cs.2016.74037.