Circuits and Systems
Volume 2, Issue 3 (July 2011)
ISSN Print: 2153-1285 ISSN Online: 2153-1293
Google-based Impact Factor: 0.48 Citations
Algorithmic Optimization of BDDs and Performance Evaluation for Multi-level Logic Circuits with Area and Power Trade-offs ()
Affiliation(s)
ABSTRACT
KEYWORDS
Share and Cite:
Cited by
Copyright © 2024 by authors and Scientific Research Publishing Inc.
This work and the related PDF file are licensed under a Creative Commons Attribution 4.0 International License.