A Novel Topology of Single-Phase AC-DC Integrated Boost-SEPIC (IBS) Converter Using Common Part Sharing Method (CPSM) for High Step-Up Applications

A novel topology of Integrated Boost-SEPIC (IBS) AC-DC converter using common part sharing method (CPSM) has been proposed in this paper. Conventional boost converters with bridge rectifier configuration are inefficient due to limited voltage step-up ratio which may not be applicable for high step-up applications as in the case of micro generators. The proposed IBS topology is based on the common part sharing method capable of operating both for positive and negative half cycle of the input signal. Result and simulation were conducted using PSIM environment. The proposed AC-DC IBS topology eliminates the requirement of bridge rectifier achieving high efficiency (about 99%), improved power factor (0.75, leading) and lower THD (about 38.8%) which is within IEEE standard.


Introduction
Continuous advancement in power electronics has led to the development of self-powered devices requiring low power, mainly analog and digital circuits.
Self-powered devices harvest the ambient energies from micro generators and can perform their operation without the requirement of continuous external power supply [1] [2] [3].The output of micro generators is AC having a low voltage level in the range of few hundred millivolts but the electronic load requires much higher DC voltage [4] [5].Hence, power electronic converters govern the output of micro generators to provide the required DC bus to the loads [6] [7].However, it is very difficult to satisfy the requirement of high voltage conversion ratio and high efficiency at once [3] [4] [5].This is primarily due to the parasitic resistances, which cause serious degradation in the step-up ratio and efficiency as the duty cycle increases.Moreover, in case of high output voltage applications, severe reverse recovery problem is caused by high voltage rating diode and therefore requires a subber [8] [9] [10] [11] [12].As a result conventional boost converter would not be acceptable for high step-up applications.To mitigate the problems associated with high voltage output, various types of step-up converters, utilizing the voltage conversion ability have been proposed achieving high performance [12]- [20].Conventional power converters for energy conversion, mostly consist of two stages: a diode bridge rectifier for AC-DC conversion followed by a standard Buck or Boost DC-DC converter [21] [22] [23] [24].However, there are major disadvantages in using the two-stage power converters to condition the outputs of the electromagnetic micro generators.Firstly, rectification is not feasible by the use of conventional diodes for very low voltage electromagnetic micro generators.Secondly, even if the diode bridge rectification is feasible, the forward voltage drops in the diodes will cause a large amount of losses and make the power conversion very inefficient.Moreover, bridge rectifier configuration of AC-DC converter suffers from distorted input current at low power factor.Therefore, several techniques have been developed and proposed to solve the harmonic distortions in the input current as well as to improve the power factor [25] [26] [27].
In this paper, a novel topology of Integrated Boost-SEPIC (IBS) converter has been proposed which combines the Boost converter with an isolated SEPIC converter as a series output module in order to obtain high step-up ratio and to overcome the above mentioned drawbacks.A common part sharing method (CPSM) as shown in Figure 1, avoiding bridge rectification configuration, has been presented to amplify the output voltage.
The proposed circuit along with principle of operation has been illustrated in Section 2. Section 3 deals with the steady state analysis of the proposed converter.Result and simulation verifying the feasibility of the proposed converter has been discussed in Section 4. The proposed converter is therefore able to achieve high step-up ratio along with improved efficiency, power factor and minimized THD.

Proposed Circuit Configuration and Operation
The proposed topology as shown in Figure 2    Under the proposed converter, a sub-circuit has been proposed, providing the gating signal to the switches (Q 1 and Q 2 ).The proposed AC-DC converter can operate on both positive and negative half cycle of the input signal.Switch, Q 2 remains off throughout the positive half cycle of the input voltage and the switch Q 1 remains off throughout the negative half cycle of the input signal.In the positive half cycle, the switch performs continuous on and off operation whereas in the negative half cycle the switch Q 2 performs continuous on and off operation.The inductor L f and capacitor C f functions as input electro-magnetic interference (EMI) filters, C 3 and C 4 are the output capacitors and R L functions as the load respectively.The energy transferred to the load is unidirectional which is achieved through four modes of operation as shown in Figure 3.

Steady State Analysis of the Proposed Converter
The proposed converter has the output voltage equivalent to the summation of the Boost and SEPIC converter.In steady state operation considering the parameters as in continuous conduction mode, the equations are as follows: In the boost portion of the circuit, ( ) where, t on = on time, t off = off time, V s = supply voltage and V 01 = output voltage of Boost converter.
where, D = duty cycle.
In the SEPIC portion of the circuit, where, V 02 = output voltage of SEPIC converter.
( ) The overall output voltage of the integrated Boost-SEPIC converter, combining Equations ( 1) and ( 2), So, the voltage gain, G From the above equations it is observed that the output voltage is 1 1

D D
+ − times the input voltage, which is significantly high.

Result and Analysis
The proposed circuit has been designed and implemented using PSIM 9.1 environment.The parameters of the proposed circuit used for simulation is given in Table 1.The proposed IBS topology has been compared with conventional single-phase AC-DC diode-bridge Boost rectifier conversion circuit.
The gate driving circuit as shown in Figure 4 generates PWM signal for the switches Q 1 and Q 2 .The gating sequence for activating different switches has Table 1.Specification of design parameter of IBS converter.For performance comparison among the proposed and conventional schemes, results are evaluated in terms of THD (%) of input current, input power factor and efficiency (%) of conversion.The outcomes of the discussion are discussed below as shown in Figure 7.
In terms of efficiency, the proposed IBS converter as shown in Figure 7

Conclusion
A novel topology of integrated Boost-SEPIC (IBS) converter for high step-up and high performance applications has been proposed combining the Boost converter and an isolated SEPIC converter using common part-sharing method (CPSM).The proposed converter achieves high step-up ratio with additional comprises of a switched mode Integrated Boost-SEPIC (IBS) AC-DC converter based on the principle of CPSM.The proposed topology consists of four inductors (L f , L 1 -L 3 ), five capacitors (C f ,

Figure 1 .
Figure 1.Common part sharing between boost and SEPIC converter.

Figure 3 .
Figure 3. Principle of operation of IBS converter.(a) Mode 1: Positive half cycle when switch Q 1 is on and Q 2 is off, (b) Mode 2: Positive half cycle when switch Q 1 is off and Q 2 is off, (c) Mode 3: Negative half cycle when switch Q 1 is off and Q 2 is on and (d) Mode 4: Negative half cycle when switch Q 1 is off and Q 2 is off.

Figure 4 .
Figure 4. Gate Driving circuit of the proposed IBS converter.
(a)    exhibits high efficiency (about 99%) over the whole range of duty cycle compared to the conventional converter.The proposed IBS converter exhibits lower input current THD and high input power factor throughout all the duty cycles compared to conventional schemes as shown in Figure7(b) and Figure7(c).In addition, with the increment of duty cycle, the output voltage also increases significantly.The voltage gain, G with respect to duty cycle, D was plotted as shown in Figure7(d) which is coherent with the output voltage Equation (3).

Figure 5 .
Figure 5. PWM signal generated by the proposed gate driving circuit for the IBS converter.

Figure 6 .
Figure 6.Input voltage and current waveforms for the proposed IBS converter.(b) Output voltage, current and power waveforms of the proposed IBS converter using output capacitor of 220 uF (c) Output voltage, current and power waveforms of the proposed IBS converter using an output bulk capacitor of 1000 uF.

Figure 7 .
Figure 7.Comparison between proposed IBS converter and conventional AC-DC Boost converter.(a) Percentage efficiency, (b) percentage of Total Harmonic Distortion (THD), (c) Power Factor (PF) and (d) Voltage Gain of the proposed converter.