

Scientific

Research

A New CMOS Current Controlled Quadrature Oscillator Based on a MCCII

Ashwek Ben Saied^{1,2}, Samir Ben Salem^{2,3}, Dorra Sellami Masmoudi^{1,2}

¹Computor Imaging and Electronic Systems Group (CIEL), Research Unit on Intelligent Design and Control of complex Systems (ICOS), Sfax, Tunisia
²University of Sfax, National Engineering School of Sfax (ENIS), Sfax, Tunisia
³Development Group in Electronics and Communications (EleCom) Laboratory of Electronics and Information Technology (LETI), Sfax, Tunisia
E-mail: Achwek.bensaied@gmail.com, samir.bensalem@isecs.rnu.tn, dorra.masmoudi@enis.rnu.tn Received March 15, 2011; revised April 21, 2011; accepted April 28, 2011

Abstract

In this paper, we propose a design of a current controlled Quadrature Sinusoidal Oscillator. The proposed circuit employs three optimized Multi-output translinear second generation current conveyer (MCCII). The oscillation condition and the oscillation frequency are independently controllable. The proposed Quadrature Oscillator frequency can be tuned in the range of [198 - 261 MHz] by a simple variation of a DC current. PSpice simulation results are performed using CMOS 0.35 µm process of AMS.

Keywords: Quadrature Sinusoidal Oscillator, Optimized MCCII

1. Introduction

Controlled Quadrature Sinusoidal Oscillator is a basic signal-generating block frequently needed in communication systems, instrumentation and control systems. In communication it is require for Quadrature mixer and single side band generators.

MCCII based Quadrature oscillator presents a good solution to avoid limitations of Surface Acoustic Wave, such as problems of integration, impedance matching, tuning, linearity, etc.

In order to get controllable characteristics for the proposed Quadrature Qscillator, translinear Multi-output second generation current controlled conveyer based structure seems to be the most attractive [1-3]. In fact, being able to control the output resistance at port X by means of a current source [4-6], one may exploit this in the synthesis of electronically adjustable functions [5-8].

Translinear MCCII family is wathly extended to MOS submicron technologies going towards VLSI design. Indeed, reaching sub-micron technologies, the MOS transistor becomes able to achieve high transit frequencies [1,7,9,11]. These Multi-output conveyors are employed in different RF controllable applications such as oscillators, quadrature oscillator and filters [1,2,7,11].

In this paper, we are interested in the design of MCCII based Quadrature Oscillator. This paper is organized as follows: in section II, we present the MCCII based Quadrature oscillator architecture [1]. Then After presenting the inconvenient of this oscillator, we present the general characteristics of Multi-output second generation translinear current conveyor in section III. In section IV, we give the proposed Controlled Quadrature Oscillator. Finally, the proposed structure is designed and simulated using PSPICE.

2. The Controlled Quadrature Oscillator

Parven Beg [1] presents a novel single resistance controlled sinusoidal quadrature oscillator shown in **Figure 1**. This architecture uses only two CMOS multioutput CCIIs along with the grounded resistors and capacitors.

The corresponding oscillation condition is given by:

$$s^{2} + s \left[\frac{1}{R_{1}} - \frac{1}{R_{2}} \right] \frac{1}{C_{2}} + \frac{1}{C_{1}C_{2}R_{2}R_{3}} = 0$$
(1)

It leads to the following condition

$$R_1 = R_2 \tag{2}$$

and following oscillation frequency:




Figure 1. Quadrature oscillator implementation proposed by Parven Beg.

$$f_0 = \frac{1}{2\Pi \sqrt{C_1 C_2 R_3 R_2}}$$
(3)

From Equation (3), we get a variable frequency oscillator. The oscillation frequency can be adjusted independently without modification of the oscillation condition by varying R_3 [1]. However, to avoid tuning R_3 after integration, one can change this external resistance by an internal active controllable one corresponding to the *X* port parasitic resistance of the MCCII.

CMOS Implementation of the MCCII

The MCCII can be represented by the symbol of **Figure 2**. The port relations of the MCCII can be characterized by the following expression:

$$I_{Y} = 0, V_{X} = V_{Y} + I_{X}R_{X}, I_{Zi+} = I_{X}$$
 and $I_{Zi-} = -I_{X}$

where, R_X denote the parasitic resistance at the X input terminal of the MCCII and i = 1, 2, 3. The plus and minus sign of the current transfer ratio represent the positive and negative types of the MCCII outputs

The terminal characteristic of the MCCII can be described by the following matrix equation:

$$\begin{bmatrix} I_{Y} \\ V_{X} \\ I_{Z1+} \\ I_{Z2+} \\ I_{Z3+} \\ I_{Z1-} \\ I_{Z2-} \\ I_{Z3-} \end{bmatrix} = \begin{bmatrix} 0 & 0 & 0 \\ 1 & 0 & 0 \\ 0 & 1 & 0 \\ 0 & 1 & 0 \\ 0 & -1 & 0 \\ 0 & -1 & 0 \\ 0 & -1 & 0 \end{bmatrix} \begin{bmatrix} V_{Y} \\ I_{X} \\ V_{Z} \end{bmatrix}$$
(4)

The MCCII implementation is given in Figure 3. As-

suming the same gain factors for both NMOS and PMOS transistors, the parasitic impedances are described by the following expressions (5)

$$Ry = \frac{1}{I_o * (\lambda_N + \lambda_P)}$$
(6)

$$Rzi = \frac{1}{I_o * (\lambda_N + \lambda_P)} \qquad (i = 1 +, \dots, 3 + \text{ or } 1 -, \dots, 3 -) \quad (7)$$

We notice that the optimization process can be done in the same way for other simulation conditions [7,9,10]. **Table 1** shows the optimal device scaling that we get after applying the optimization approach.

Figure 4 shows the simulated parasitic resistance at port $X(R_X)$ in the optimized configuration. It can be tuned on more than a decade over [427 Ω , 7.1 k Ω] by varying Io in the range [1 μ A - 400 μ A]. Such control is very important, since it will be used to replace the resistance R₃ in the Quadrature Oscillator giving in **Figure 3**. **Figure 4** depicts results obtained from both PSPICE software simulations (R_X) and MAPLE theoretical calculus of (R_{Xthe}). We Notice a global agreement between both characteristics.

3. Proposed Oscillator

The basic idea in the improved structure consists on replacing the resistance R_3 by the parasitic resistance on port X. We then use this implementation of MCCII, presenting a variable resistance on port X. The Quadrature oscillator, will be in that case controlled by means of the bias current I_o in the MCCII3.

The proposed Quadrature Sinusoidal Oscillator is presented in **Figure 5**. The modified oscillation condition and oscillation frequency are respectively given by the following expressions:

$$R_1 = R_2 \tag{8}$$

$$f_0 = \frac{1}{2\Pi \sqrt{C_1 C_2 R_{X3} R_2}}$$
(9)

From Equation (9), we get a variable frequency oscillator. In fact, the oscillation frequency can be adjusted independently without modification of the oscillation condition by varying R_{X3} (by varying I_{o3} current of the MCCII3). The proposed Quadrature oscillator is simulated for different MCCII3 bias currents. Simulation results are shown in **Figure 6**. When varying the control current between 10 µA and 400 µA, the oscillation frequency is tuned in the range [198 MHz - 261MHz].

$$Rx = \frac{1}{\sqrt{I_o} * \left[\sqrt{2K_N \left(\frac{W}{L}\right)_{NXX} \left(1 + \lambda_N V_{DS}\right)} + \sqrt{2K_P \left(\frac{W}{L}\right)_{PXX} \left(1 + \lambda_P V_{DS}\right)} \right]}$$
(5)

Copyright © 2011 SciRes.



Figure 2. MCCII block.






Figure 3. MCCII implementation using translinear loop I_o .








Figure 5. The proposed quadrature oscillator implementation.




Figure 6. Oscillation frequency versus control current.



Device Name	Aspect ratio W/L
M1, M2	12/0.35 (µm)
M3, M4	36/0.35 (µm)
Mxx (in PMOS current mirrors)	18/0.35 (µm)
Mxx (in NMOS current mirrors)	6/0.35 (µm)

The circuit was simulated using $R_1 = R_2 = R_4 = 500 \Omega$ $R_5 = 1 \text{ K}\Omega$, $R_{X3} = 450 \Omega$ ($I_{o3} = 100 \mu\text{A}$), $C_1 = C_2 = 0.2 \text{ pF}$ and $I_{o1} = I_{o2} = 100 \mu\text{A}$. The obtained oscillation frequency is 225 MHz and the obtained quadrature voltage waveforms are shown in **Figure 7**. Simulations were carried out using 0.35 μ m CMOS process parameters.




Figure 7. The simulated of Quadrature output waveforms.

4. Conclusions

In this paper, we have proposed a new design of variable frequency current controlled Quadrature oscillators. In order to get high frequency performances of the oscillator, we use an optimized translinear multi-output CCII structure in 0.35 μ m CMOS process of AMS. Simulation results show that this Quadrature oscillator provides a control of the oscillation frequency which is independent from the oscillation condition in the range [198 MHz - 261 MHz] by varying the control current in the range [10 μ A - 400 μ A].

5. References

- [1] P. Beg, I. A. Khan and M. T. Ahmed, "Tunable Four Phase Voltage Mode Quadrature Oscillator Using Two CMOS MOCCIIs," *Multimedia, Signal Processing and Communication Technologies*, Aligarh, 14-16 March 2009, pp. 155-157. doi:10.1109/MSPCT.2009.5164198
- [2] S. Maheshwari, "Quadrature Oscillator Using Grounded Components with Current and Voltage Outputs," *IET Circuits, Devices & Systems*, Vol. 3, No. 4, 2009, pp. 153-160. doi:10.1049/iet-cds.2009.0072
- [3] S. Maheshwari, "Analogue Signal Processing Applications Using a New Circuit Topology," *IET Circuits, De*vices & Systems, Vol. 3, No. 3, 2008, pp. 106-115. doi:10.1049/iet-cds.2008.0294
- [4] A. Fabre, O. Saiid, F. Wiest and C. Bouchern, "High Frequency High-Q BICMOS Current-Mode Bandpass Filter and Mobile Communication Application," *IEEE Transaction on Circuits and Systems* 1: *Fundamental Theory and Applications*, Vol. 33, No. 4, 1998, pp. 614-625. doi:10.1109/4.663567

- [5] H. O. Elwan and A. M. Soliman, "Low-Voltage Low-Power CMOS Current Conveyors," *IEEE Transaction on Circuits and Systems* 1: *Fundamental Theory and Applications*, Vol. 44, No. 9, 1997, pp. 828-835. doi:10.1109/81.622987
- [6] D. S. Masmoudi, S. Ben Salem, M. Loulou, L. Kammoun "A Radio Frequency CMOS Current Controlled Oscillator Based on a New Low Parasitic Resistance CCII," 2004 International Conference on Electrical, Electronic and Computer Engineering, Egypt, 5-7 September 2004, pp. 563-566. doi:10.1109/ICEEC.2004.1374532
- [7] S. B. Salem, M. Fakhfakh, D. S. Masmoudi, M. Loulou, P. Loumeau and N. Masmoudi, "A High Performances CMOS CCII and High Frequency Applications," *Journal* of Analog Integrated Circuits and Signal Processing, Vol. 49, No. 1, 2006, pp. 71-78. doi:10.1007/s10470-006-8694-4
- [8] S. B. Salem, D. S. Masmoudi and M. Loulou "A Novel CCII-Based Tunable Inductance and High Frequency Current Mode Band Pass Filter Application," *Journal of Circuits, Systems, and Computers (JCSC)*, Vol. 15, No. 6, 2006, pp. 849-860.
- [9] S. B. Salem, D. S. Masmoudi, A. B. Saied and M. Loulou "An Optimized Low Voltage and High Frequency CCII Based Multifunction Filters," 13th IEEE International Conference on Electronics, Circuits and Systems, Nice, 10-13 December 2006, pp. 1268-1271. doi:10.1109/ICECS.2006.379693
- [10] A. B. Saied, S. B. Salem, M. Fkih and D. S. Masmoudi "A New High Frequency Second Generation Current Conveyor Based Chaos Generator," 14th IEEE International Conference on Electronics, Circuits and Systems, Marrakech, 11-14 December 2007, pp. 387-390. doi:10.1109/ICECS.2007.4511011
- [11] C. Thoumazou, F. J. Lidgey and D. Haigh, "Integrated Circuits: The Current Mode Approach," *IEEE Circuit* and Systems Series 2, Peter Ltd., London, 1993.