# An Analytical Approach for Fast Automatic Sizing of Narrow-Band RF CMOS LNAs* 

Jin Young Choi<br>Electronic \& Electrical Engineering Department, Hongik University, Jochiwon, South Korea<br>Email: jychoi@hongik.ac.kr

Received November 25, 2011; revised December 26, 2011; accepted January 4, 2012


#### Abstract

We introduce a fast automatic sizing algorithm for a single-ended narrow-band CMOS cascode LNA adopting an inductive source degeneration based on an analytical approach without any optimization procedure. Analytical expressions for principle parameters are derived based on an ac equivalent circuit. Based on the analytical expressions and the power-constrained noise optimization criteria, the automatic sizing algorithm is developed. The algorithm is coded using Matlab, which is shown capable of providing a set of design variable values within seconds. One-time Spectre simulations assuming usage of a commercial 90 nm CMOS process are performed to confirm that the algorithm can provide the aimed first-cut design with a reasonable accuracy for the frequency ranging up to 5 GHz . This work shows one way how accurate automatic synthesis can be done in an analytical approach.


Keywords: Automatic Synthesis; Analytical Approach; CMOS LNA; Narrow Band; Cascode

## 1. Introduction

In the field of RF transceiver design, there is a strong demand to digitalize even RF analog parts to mount a transceiver on a single chip [1,2] to utilize the capability of automatic synthesis in digital circuit design. However, the low noise amplifier (LNA), which is a critical building block in any RF front-end, is not ready for digitalization yet. Many efforts have been done for design automation of LNA beforehand since the design of LNA is a time-consuming task that typically relies heavily on the experience of RF designers. LNA design automation can significantly simplify the design task, and also opens a possibility towards digitalization.
There are two basic methods for LNA design automation: simulation based or equation based. Although the simulation-based methods [3,4] are more accurate, they are time consuming due to optimization procedures. On the other hand, equation-based methods [5-7] are faster, but are dependent on the accuracy of the models used. To overcome the disadvantages in some extent, advanced methods using both of equation-based and simulationbased approaches [8-10] have been also suggested.

The difficulties in design automation of LNA lie in several aspects. It is topology dependent, and the design itself is difficult involving trade-offs among critical figures of merits such as NF, power gain, impedance

[^0]matching, power consumption, linearity, and stability. Mentioning the difficulties in a manual design, for example, even only for input and output matching, many iteration steps are needed. It should be also redesigned every time when the fabrication process is changed. Therefore it is desirable if the first-cut design synthesis can be done automatically and fast with an acceptable accuracy.

The purpose of this work is to suggest a methodology for providing a set of first-cut design variables for a nar-row-band LNA with a reasonable accuracy once design and process specifications are given.

We introduce a speedy automatic sizing algorithm for a single-ended narrow-band cascode LNA adopting inductive source degeneration based on an analytical approach without any optimization procedure. In Section 2, design assumptions are discussed. In Section 3, analytical expressions for principle parameters are derived based on an ac equivalent circuit assuming a resistive output termination. In Section 4, the developed automatic sizing algorithm is explained in detail. In Section 5, verifications are given to check the accuracy of the automatic sizing results.

## 2. Design Assumptions

There are many topologies for narrow-band LNAs, however, typical topologies include cascode, common source, and differential configurations, and the cascode
structure with an inductive source degeneration shown in Figure 1 is the most attractive one in single-ended topologies since it gives smaller input capacitance and larger in-out isolation [11]. In this work, the cascode LNA topology shown in Figure 1 is chosen as the objective circuit for automatic sizing even though the same approach can be applied to the other topologies.
There are several assumptions made in this work as follows

1) Narrow-band LC matching networks are used for input and output as shown in Figure 1. $R_{1}$ is used to provide capability for adjusting power gain. As the output termination, two cases are considered: resistive or capacitive termination.
2) For sizing of the MOS transistors $M_{1}$ and $M_{2}$, the power-constrained noise optimization (PCNO) criteria [11] is adopted to trade off noise performance against power consumption.
3) Ideal inductors and capacitors are used by assuming usage of off-chip components. The series resistances of the on-chip inductors can be considered as well, but we choose a simpler case.
4) A current-mirror biasing is adopted as shown in Figure 1.
5) The widths of $M_{1}$ and $M_{2}$ are set as same.
6) The design specifications include operating frequency, input and output terminations, power consumption, power gain, and sufficiently low input and output reflection coefficients $S_{11}$ and $S_{22}$.
7) The design variables include $L_{g}, L_{s}, L_{1}, C_{i}, C_{o}, R_{1}$, $R_{D B}$, and $R_{B}$ including the widths of $M_{1}, M_{2}$, and $M_{B}$ in Figure 1.

## 3. Derivation of Analytic Expressions for Principal Parameters

### 3.1. Input Impedance

Figure 2 is the whole ac equivalent circuit for the cascode LNA shown in Figure 1 including the input signal source and the output resistive termination. We note that, compared to the complete equivalent circuit of the BSIM4 NMOS transistor in SPICE, only the back-gate transconductance $g_{m b}$ and the gate-body capacitance $C_{g b}$ in the transistor model are ignored to simplify the analysis. The distributed resistances including $R_{s}, R_{d}, R_{g}$, and $R_{\text {sub }}$, which are included in the BSIM 4 transistor model, are also ignored since they are negligible in large transistors.
In Figure 2, $g_{m 1}$ and $g_{m 2}$ denote the transconductances of $M_{1}$ and $M_{2}$, respectively. $C_{g s}, C_{g d}$, and $C_{d s}$ denote the gate-source, gate-drain, and drain-source capacitances of the NMOS transistors, respectively. $C_{j s}$ and $C_{j d}$ denote the source-body and drain-body junction capacitances, and $C_{L}$ is equal to the sum of $C_{d g 2}$ and $C_{j d 2}$, which are the


Figure 1. Assumed cascode LNA circuit.
capacitances present at the drain node of $M_{2}$ in Figure 1.
The impedances $Z_{\text {in }}, Z_{\text {in1 }}, Z_{\text {in2 }}, Z_{o}, Z_{\text {out }}, Z_{\text {out1 }}$, and $Z_{\text {out } 2}$ are self-defined in the circuit. We first consider the resistive output termination case and discuss the capacitive output termination case later in Section 6. We note that $C_{g s}, C_{g d}$, and $C_{d s}$ are replaced by $C_{s g}, C_{d g}$, and $C_{s d}$, respectively, in some part of our derivations for input and output impedances considering the non-reciprocal nature of gate-oxide capacitances in the BSIM4 MOSFET capacitance model [12].

First, we derive $Z_{\text {in }}$ by deriving $Z_{o}, Z_{\text {in2 }}$, and $Z_{\text {in } 1}$ in order. We note that, we use $s$ and $j \omega$ without differentiation since we are dealing with ac response only.

To derive $Z_{o}$ at the operating frequency, the series $C_{o}$ and $R_{s o}$ in Figure 2 can be transformed to the parallel equivalents, $C_{p}$ and $R_{p}$ [11]. Then $Y_{o}=1 / Z_{o}$ is simply expressed as

$$
\begin{equation*}
Y_{o}=\frac{1}{s L_{1}}+s C_{p}+\frac{1}{R_{p}}, \tag{1}
\end{equation*}
$$

where $R_{p}=R_{s o}\left(Q^{2}+1\right), C_{p}=C_{o} Q^{2} /\left(Q^{2}+1\right)$, and $Q=$ $1 /\left(\omega R_{s o} C_{o}\right)$.

Figure 3 shows the ac equivalent circuit to derive an expression for $Z_{\text {in2 }}$. Notice that, in the circuit shown in Figure 3, the non-reciprocal capacitance $C_{s d 2}$ is used instead of $C_{d s 2}$, since we are looking into the source of $M_{2}$.

By neglecting the parallel $\left(C_{s g 2}+C_{j s 2}\right)$ branch, we derive the input admittance $Y_{\mathrm{in} 21}$ first, and add $s\left(C_{s g 2}+C_{j s 2}\right)$ to find $Y_{\text {in } 2}=1 / Z_{\text {in2 }}$. When the $\left(C_{s g 2}+C_{j s 2}\right)$ branch is neglected, the circuit can be characterized by (2) and (3).

$$
\begin{gather*}
v_{o}=\left[g_{m 2} v_{s 2}+\left(v_{s 2}-v_{o}\right)\left(g_{d s 2}+s C_{s d 2}\right)\right] \cdot\left(\frac{1}{s C_{L}} / / R_{1} / / Z_{o}\right) \\
i=g_{m 2} v_{s 2}+\left(v_{s 2}-v_{o}\right)\left(g_{d s 2}+s C_{s d 2}\right)  \tag{2}\\
\quad=\left(g_{m 2}+g_{d s 2}+s C_{s d 2}\right) v_{s 2}-\left(g_{d s 2}+s C_{s d 2}\right) v_{o} \tag{3}
\end{gather*}
$$

By eliminating $v_{o}$ in (2) and (3), we can express $Y_{\text {in21 }}$ as

$$
\begin{equation*}
Y_{\mathrm{in} 21}=\frac{i}{v_{s 2}}=\frac{\left(g_{m 2}+g_{d s 2}+s C_{s d 2}\right)}{1+\left(g_{d s 2}+s C_{s d 2}\right) Z_{p}} \tag{4}
\end{equation*}
$$



Figure 2. AC equivalent circuit of the cascode LNA in Figure 1.
where $Z_{p}=\left(1 / s C_{L}\right) / / R_{1} / / Z_{o}$.
Then $Y_{\text {in } 2}$ are expressed as

$$
\begin{equation*}
Y_{\mathrm{in} 2}=Y_{\mathrm{in} 21}+s\left(C_{s g 2}+C_{j s 2}\right) \tag{5}
\end{equation*}
$$

Figure 4 shows the ac equivalent circuit to derive an expression for $Z_{\text {in } 1}$. The circuit can be characterized by (6), (7), and (8).

$$
\begin{align*}
v_{s 1}= & {\left[s C_{g s 1}\left(v_{g 1}-v_{s 1}\right)+g_{m 1} v_{g s 1}\right.}  \tag{9}\\
& \left.+\left(v_{s 2}-v_{s 1}\right)\left(g_{d s 1}+s C_{d s 1}\right)\right] \cdot\left(s L_{s} / / \frac{1}{s C_{j s 1}}\right) \tag{6}
\end{align*}
$$

$$
\begin{align*}
& v_{s 2}=-  \tag{7}\\
& \quad\left[s C_{g d 1}\left(v_{s 2}-v_{g 1}\right)+g_{m 1} v_{g s 1}\right. \\
& \left.+\left(v_{s 2}-v_{s 1}\right)\left(g_{d s 1}+s C_{d s 1}\right)\right] \cdot Z_{L}  \tag{8}\\
& i=s C_{g s 1}\left(v_{g 1}-v_{s 1}\right)+s C_{g d 1}\left(v_{g 1}-v_{s 2}\right)
\end{align*}
$$

where $Z_{L}=\left(1 /\left(s C_{j d 1}\right)\right) / / Z_{\text {in2 }}$.
By eliminating $v_{s 1}$ and $v_{s 2}$ in (6), (7) and (8), $Y_{\mathrm{in} 1}=$ $1 / Z_{\text {in } 1}$ is expressed as

$$
Y_{\mathrm{in} 1} \equiv \frac{i}{v_{g 1}}=Y_{\mathrm{in} 11}+Y_{\mathrm{in} 12}+Y_{\mathrm{in} 13}
$$

where $Y_{\text {in } 11}=\left(s C_{g s 1}+s C_{g d 1}\right)$,

$$
\begin{gathered}
Y_{\text {in12 }}=\frac{\left[\left(s C_{g s 1}+g_{m 1}\right)\left(g_{m 1}+g_{d s 1}+s C_{d s 1}\right)+\left(s C_{g d 1}-g_{m 1}\right) e_{1}\right] \cdot s C_{g d 1}}{\left(g_{d s 1}+s C_{d s 1}\right)\left(g_{m 1}+g_{d s 1}+s C_{d s 1}\right)-e_{1} e_{2}}, \\
Y_{\text {in13 }}=\frac{\left[\left(s C_{g s 1}+g_{m 1}\right) e_{2}+\left(s C_{g d 1}-g_{m 1}\right)\left(g_{d s 1}+s C_{d s 1}\right)\right] \cdot s C_{g s 1}}{\left(g_{d s 1}+s C_{d s 1}\right)\left(g_{m 1}+g_{d s 1}+s C_{d s 1}\right)-e_{1} e_{2}},
\end{gathered}
$$

$$
e_{1}=\frac{1}{s L_{s} / / \frac{1}{s C_{j s 1}}}+s C_{g s 1}+g_{m 1}+g_{d s 1}+s C_{d s 1}
$$

and $e_{2}=\frac{1}{Z_{L}}+s C_{g d 1}+g_{d s 1}+s C_{d s 1}$.
Then $Z_{\text {in }}$ is expressed as

$$
\begin{equation*}
Z_{\mathrm{in}}=Z_{\mathrm{in} 1}+s L_{g}+\frac{1}{s C_{i}} \tag{10}
\end{equation*}
$$

$$
\begin{gathered}
Y_{\text {out22 }}=\frac{\left[s C_{s g 1}\left(g_{d s 1}+s C_{d s 1}\right)+s C_{d g 1} d_{1}\right] \cdot\left(g_{m 1}-s C_{d g 1}\right)}{d_{1} d_{2}-s C_{s g 1}\left(s C_{s g 1}+g_{m 1}\right)}, \\
Y_{\text {out23 }}=-\frac{\left[\left(g_{d s 1}+s C_{d s 1}\right) d_{2}+s C_{d g 1}\left(s C_{s g 1}+g_{m 1}\right)\right]\left(g_{m 1}+g_{d s 1}+s C_{d s 1}\right)}{d_{1} d_{2}-s C_{s g 1}\left(s C_{s g 1}+g_{m 1}\right)},
\end{gathered}
$$

### 3.2. Output Impedance

$Z_{\text {out }}$ derivation can be done similarly as the $Z_{\text {in }}$ derivation using the equivalent circuit in Figure 2 assuming $R_{s i}$ input termination. We present the results only here.
$Y_{\text {out } 2}=1 / Z_{\text {out } 2}$ is expressed as

$$
\begin{equation*}
Y_{\text {out2 }} \equiv \frac{i}{v_{s 2}}=Y_{\text {out21 }}+Y_{\text {out22 }}+Y_{\text {out23 }}+Y_{\text {out24 }} \tag{11}
\end{equation*}
$$

where $\quad Y_{\text {out21 }}=g_{d s 1}+s C_{d s 1}+s C_{d g 1}$,


Figure 3. AC equivalent circuit to find $Z_{\text {in2 }}$.


Figure 4. AC equivalent circuit to find $Z_{i n 1}$.

$$
\begin{gathered}
Y_{\mathrm{out} 24}=s C_{j d 1} \\
d_{1}=\frac{1}{\frac{1}{s C_{j s 1}} / / s L_{s}}+s C_{s g 1}+g_{m 1}+\left(g_{d s 1}+s C_{d s 1}\right), \\
d_{2}=\frac{1}{Z_{i}}+s C_{d g 1}+s C_{s g 1},
\end{gathered}
$$

and $\quad Z_{i}=R_{s i}+s L_{g}+\frac{1}{s C_{i}}$.
$Y_{\text {out }}=1 / Z_{\text {out }}$ is expressed as

$$
\begin{equation*}
Y_{\text {out1 }}=\frac{1}{Z_{2}}+s C_{L}+\frac{1}{R_{1}} \tag{12}
\end{equation*}
$$

where $Z_{2}=\frac{1}{g_{d s 2}+s C_{d s 2}}+Z_{1}\left(1+\frac{g_{m 2}}{g_{d s 2}+s C_{d s 2}}\right)$ and

$$
Z_{1}=Z_{\text {out2 }} / / \frac{1}{s\left(C_{s g 2}+C_{j s 2}\right)} .
$$

Then $Z_{\text {out }}$ is expressed as

$$
\begin{equation*}
Z_{\text {out }}=\frac{1}{s C_{o}}+Z_{\text {out1 }} / / s L_{1} . \tag{13}
\end{equation*}
$$

### 3.3. Power Gain

To derive the LNA voltage gain, the equivalent circuit in Figure 2 is simplified into the one shown in Figure 5,


Figure 5. Equivalent circuit to find the voltage gain.
where the whole circuit is expressed as a 3 -stage cascaded amplifier.
$Z_{\text {in } 1}, Z_{\text {in } 2}$ and $Z_{o}$ in Figure 5 are already derived in (9), (5) and (1), respectively. Notice that $A_{1} v_{g 1}, g Z_{\text {out } 2}, A_{2} v_{s 2}$, and $g Z_{\text {out }}$ are the Thevenin equivalent voltages and impedances of the $2^{\text {nd }}$ and $3^{\text {rd }}$ gain stages in Figure 2. Therefore $g Z_{\text {out } 2}$ and $g Z_{\text {out1 }}$ differ from $Z_{\text {out } 2}$ and $Z_{\text {out1 }}$ in (11) and (12), respectively, and can be derived as follows.

By definition, $g Z_{\text {out } 2}$ corresponds to the impedance seen to the left of the $v_{s 2}$ node when $v_{g 1}=0$ in Figure 2, and can be derived using the equivalent circuit shown in Figure 6.

The circuit can be characterized by the Equations (14) and (15).

$$
\begin{align*}
v_{s 1}= & {\left[-g_{m 1} v_{s 1}+\left(g_{d s 1}+s C_{d s 1}\right)\left(v_{s 2}-v_{s 1}\right)\right] } \\
& \cdot\left(\frac{1}{s\left(C_{s g 1}+C_{j s 1}\right)} / / s L_{s}\right)  \tag{14}\\
i= & -g_{m 1} v_{s 1}+\left(g_{d s 1}+s C_{d s 1}\right)\left(v_{s 2}-v_{s 1}\right) \tag{15}
\end{align*}
$$

By eliminating $v_{s 1}$ in (14) and (15), $g Y_{\text {out2 }}$ is expressed as

$$
\begin{align*}
g Y_{\text {out21 }} & \equiv \frac{i}{v_{s 2}} \\
& =\frac{\left(g_{d s 1}+s C_{d s 1}\right)\left[s\left(C_{s g 1}+C_{j s 1}\right)+\frac{1}{s L_{s}}\right]}{s\left(C_{s g 1}+C_{j s 1}\right)+\frac{1}{s L_{s}}+g_{m 1}+g_{d s 1}+s C_{d s 1}} . \tag{16}
\end{align*}
$$

Then $g Y_{\text {out } 2}=1 / g Z_{\text {out2 }}$ is expressed as

$$
\begin{equation*}
g Y_{\text {out2 }} \equiv \frac{i_{s 2}}{v_{s 2}}=g Y_{\text {out } 21}+s\left(C_{d g 1}+C_{j d 1}\right) \tag{17}
\end{equation*}
$$

By definition, $A_{1}$ corresponds to the voltage gain $v_{s 2 o} / v_{g 1}$, where $v_{s 2 o}$ is the $v_{s 2}$ node voltage when open, and can be derived using the equivalent circuit shown in Figure 7. The circuit can be characterized by the Equations (18) and (19).


Figure 6. AC equivalent circuit to find $g Z_{\text {out } 2}$.


Figure 7. AC equivalent circuit to find $A_{1}$.

$$
\begin{align*}
v_{s 1}= & {\left[s C_{g s 1}\left(v_{g 1}-v_{s 1}\right)+g_{m 1} v_{g s 1}\right.} \\
& \left.+\left(v_{s 2 o}-v_{s 1}\right)\left(g_{d s 1}+s C_{d s 1}\right)\right] \cdot\left(s L_{s} / / \frac{1}{s C_{j s 1}}\right)  \tag{18}\\
v_{s 2 o}= & -\left[s C_{g d 1}\left(v_{s 2 o}-v_{g 1}\right)+g_{m 1} v_{g s 1}\right. \\
& \left.+\left(v_{s 2 o}-v_{s 1}\right)\left(g_{d s 1}+s C_{d s 1}\right)\right] \cdot \frac{1}{s C_{j d 1}} \tag{19}
\end{align*}
$$

By eliminating $v_{s 1}$ in (18) and (19), we get

$$
\begin{align*}
A_{1} & \equiv \frac{v_{s 2 o}}{v_{g 1}} \\
& =-\frac{\left(s C_{g s 1}+g_{m 1}\right)\left(g_{m 1}+g_{d s 1}+s C_{d s 1}\right)+\left(s C_{g d 1}-g_{m 1}\right) f_{1}}{\left(g_{d s 1}+s C_{d s 1}\right)\left(g_{m 1}+g_{d s 1}+s C_{d s 1}\right)-f_{1} f_{2}} \tag{20}
\end{align*}
$$

where $f_{1}=\frac{1}{s L_{s} / / \frac{1}{s C_{j s 1}}}+s C_{g s 1}+g_{m 1}+g_{d s 1}+s C_{d s 1}$ and
$f_{2}=s C_{j d 1}+s C_{g d 1}+g_{d s 1}+s C_{d s 1}$.
$g Z_{\text {out1 }}$ corresponds to the impedance seen to the left of the $v_{o}$ node with $v_{s 2}=0$ in Figure 2. Since $g_{m 2} v_{s 2}$ and $\left(C_{g s 2}+C_{j s 2}\right)$ do not function when $v_{s 2}=0, g Y_{\text {out } 1}=$ $1 / g Z_{\text {out } 1}$ is simply expressed as

$$
\begin{equation*}
g Z_{\text {out1 }}=g_{d s 2}+s C_{d s 2}+s C_{L}+\frac{1}{R_{1}} . \tag{21}
\end{equation*}
$$

$A_{2}$ corresponds to the voltage gain $v_{o o} / v_{s 2}$, where $v_{o o}$ is the $v_{o}$ node voltage when open, and $A_{2}$ derivation can be
done in the similar fashion to the one for $A_{1}$ derivation. The resulting $A_{2}$ is expressed as

$$
\begin{equation*}
A_{2} \equiv \frac{v_{o o}}{v_{s 2}}=\frac{g_{m 2}+g_{d s 2}+s C_{s d 2}}{g_{d s 2}+s C_{s d 2}+1 /\left(\frac{1}{s C_{L}} / / R_{1}\right)} \tag{22}
\end{equation*}
$$

In Figure 2, the available input power $P_{i}$, which is supplied to the LNA when impedance matched, is defined as

$$
\begin{equation*}
P_{i}=\frac{v_{s}^{2}}{4 R_{s i}} \tag{23}
\end{equation*}
$$

The maximum output power $P_{o}$, which is supplied to the resistive load $R_{s o}$ when impedance matched, is expressed as

$$
\begin{equation*}
P_{o}=\frac{v_{o}^{2}}{R_{p}}=\frac{v_{o u t}^{2}}{R_{s o}} \tag{24}
\end{equation*}
$$

where $v_{o}$ and $v_{\text {out }}$ are defined in Figure 2, and $R_{p}$ is the transformed parallel resistance of $R_{s o}$, which is already defined relating (1).

Then the available power gain $G$ is expressed as

$$
\begin{align*}
G & =\frac{P_{o}}{P_{i}}=\frac{4 R_{s i}}{R_{p}}\left(\frac{v_{o}}{v_{s}}\right)^{2} \\
& =\frac{4 R_{s i}}{R_{p}}\left(\frac{v_{g 1}}{v_{s}} \frac{v_{s 2}}{v_{g 1}} \frac{v_{o}}{v_{s 2}}\right)^{2} \equiv \frac{4 R_{s i}}{R_{p}} A_{v 1}^{2} A_{v 2}^{2} A_{v 3}^{2}, \tag{25}
\end{align*}
$$

where $A_{v 1}, A_{v 2}$, and $A_{v 3}$ can be easily derived from Figure 5 as follows.

$$
\begin{align*}
& A_{v 1} \equiv \frac{v_{g 1}}{v_{s}}=Z_{\text {in } 1} /\left(R_{s i}+s L_{g}+\frac{1}{s C_{i}}+Z_{\text {in } 1}\right)  \tag{26}\\
& A_{v 2} \equiv \frac{v_{s 2}}{v_{g 1}}=A_{1} Z_{\text {in } 2} /\left(g Z_{\text {out } 2}+Z_{\text {in } 2}\right)  \tag{27}\\
& A_{v 3}=\frac{v_{o}}{v_{s 2}}=A_{2} Z_{o} /\left(g Z_{\text {out } 1}+Z_{o}\right) \tag{28}
\end{align*}
$$

## 4. Automatic Sizing Algorithm

Figure 8 shows the automatic sizing algorithm developed in this work. The inputs to the algorithm include design and process specifications, and the outputs include synthesized design variable values are for $R_{D B}, W$, $n f b, L_{s}, L_{g}, C_{i}, R_{1}, L_{1}, C_{o}$. Here, we explain the procedures from top to bottom in accordance with each step, which is explicitly indicated in Figure 8.

## 4.1. ${ }^{\text {st }}$ Step: Entering Design and Process Specifications

The $1^{\text {st }}$ step in the automatic sizing is to enter the design


Figure 8. Automatic sizing algorithm.
and process specifications. The design specifications include the operating frequency $f$, the input output terminations $R_{s i}$ and $R_{s o}$, the supply current $I_{D D}$, the desired
power gain Gain_design. Instead of $I_{D D}$, the power consumption PWR and the supply voltage $V_{D D}$ can be entered to calculate $I_{D D}$ by $\mathrm{PWR} / V_{D D}$. The process specifi-
cations include the transistor channel length $L$, the transistor channel width per finger $W F$, and the maximum finger number nf_max defined for one unit of transistors.

## 4.2. $2^{\text {nd }}$ Step: Calculation of Optimum Transistor Width

The next step is to calculate the transistor channel width $W$ for optimum noise performance. The width for optimum noise performance is usually too large for practical use, and therefore the power-constrained noise optimization (PCNO) device width $W_{\text {optP }}$ [11] is adopted as $W$ in this work. $W_{\text {opt }}$ is calculated according to the last rough equation in (29).

$$
\begin{equation*}
W_{o p t P}=\frac{3}{2} \frac{1}{\omega L C_{o x} R_{s i} Q_{s p}} \approx \frac{1}{3 \omega L C_{o x} R_{s i}} \tag{29}
\end{equation*}
$$

As shown in (29), $W_{\text {optP }}$ increases continuously as the frequency decreases. Therefore it may be necessary to define a maximum value for $W$ considering lower frequency design. We suggest to limit $W$ below $1000 \mu \mathrm{~m}$.

If $W_{F}$ and $n f$ max are defined, the finger number nf is first calculated as $W / W_{F}$, and the number of the maxi-mum-fingered units $m$ is calculated as the integer value of nf/nf_max, and the residual finger number nf_residue is determined as the residue to give an information for the transistor layout. Then the final $W$ is determined by $W=W_{F} \times(m \times$ nf_max + nf_residue $)$. We note that $W_{F}$ and nf_max are usually defined in most of recent processes.

## 4.3. $3^{\text {rd }}$ Step: Calculation of Bias Circuit Design Variables and Getting DC Operating Point Information

The next step is to determine the bias circuit variable values and to get the dc operating point information.

The finger number for the bias transistor nfb and the drain bias resistance $R_{D B}$ in Figure 1 should be determined. By limiting the bias circuit current around $100 \mu \mathrm{~A}$, for example, we can determine nfb by $\mathrm{nfb}=\left(100 \mu \mathrm{~A} / I_{D D}\right)$ $\times \mathrm{nf}$. For the decoupling resistor $R_{B}$, we can simply use 5 $\mathrm{k} \Omega$, which is a reasonable value.

The next procedure is to determine $R_{D B}$, which, however, is very difficult to determine by calculation. Since $I_{D D}$ is sensitive to the value of $R_{D B}$, it should be manually determined to give the specified $I_{D D}$ value by dc circuit simulations. This procedure is one obstacle against full design automation in this work. However, it is an essential procedure since it provides the accurate operating point information to proceed with the remaining part of the design automation. The needed operating point information include the values of $g_{m}, g_{d s}, C_{g s}, C_{s g}, C_{g d}, C_{d g}$, $C_{d s}, C_{s d}, C_{j s}$, and $C_{j d}$ of $M_{1}$ and $M_{2}$ in Figure 1, which should be imported into the automatic sizing algorithm.

## 4.4. $4^{\text {th }}$ Step: Iterations to Determine Design Variable Values

There are three main iteration loops in the automatic sizing algorithm as shown in Figure 8. The $1^{\text {st }}$ loop finds $G_{\max }$, which corresponds to the case with the upper limit of $R_{1}$, which is chosen arbitrarily large enough as $10 \mathrm{k} \Omega$ in this work. To find $G_{\max }$, we need to find all the design variable values for the $G_{\max }$ case simultaneously. Iteration is needed since the input and output matching designs affect each other. The $2^{\text {nd }}$ loop finds $G_{\text {min }}$, which corresponds to the case with the lower limit of $R_{1}$, which is arbitrarily chosen small as $40 \Omega$ in this work to allow a larger allowable gain range. This iteration is also needed for the same reason explained for the $G_{\max }$ case. The $3^{\text {rd }}$ loop finds the proper $R_{1}$ value for the desired gain Gain_ design by the bisection method, which lies within the lower and upper boundaries $G_{\min }$ and $G_{\max }$, and its inner loop finds the corresponding design variable values for the present gain value during iteration similarly as in the $1^{\text {st }}$ and $2^{\text {nd }}$ iteration loops.

### 4.4.1. Iterations to Solve for the $\boldsymbol{G}_{\text {max }}$ Case

As explained above, $Z_{\text {in } 1}$ is affected by output matching design, and $Z_{\text {out }}$ is affected by input matching design. Therefore we need some iteration to determine $L_{s}$. Since $Z_{\text {in2 }}$ is affected by $Z_{o}$, which is unknown yet, we need an initial guess for $Z_{o}$ to find the $1^{\text {st }} L_{s}$ value. As shown in Figure 8, an initial guess for $Z_{o L}=Z_{o} / /\left(1 / s C_{L}\right)$ is given as $50 / \mathrm{g} \cdot \mathrm{m}^{2}$, which is shown to be large enough for all possible situations in the procedure, to solve for $Z_{\text {in2 }}$ by (5).

The impedance seen at the gate of $M_{1}$ is equal to $Z_{\text {in1 }}$, which is derived in (9). By setting the real part of $Z_{\text {in } 1}$ $\operatorname{Re}\left(Z_{\text {in } 1}\right)$ equal to $R_{s i}$ for input impedance matching, we can find $L_{s}$. However this equation $\operatorname{Re}\left(Z_{\text {in } 1}\right)=R_{s i}$ is too complicated to get the solution directly with the other present design variables values given, and therefore $L_{s}$ is solicited numerically within the lower and upper boundaries of 0.1 nH and 5 nH . We use the bisection method for this purpose.

The next procedure is to calculate $L_{g}$ and $C_{i}$, which nullify the imaginary part of $Z_{\text {in } 1} \operatorname{Im}\left(Z_{\text {in } 1}\right)$ in Figure 2. $Z_{\text {in } 1}$ is usually capacitive to give a negative value for $\operatorname{Im}\left(Z_{\text {in } 1}\right)$, and therefore $L_{g}$ can be calculated using the equation $\operatorname{Im}\left(Z_{\text {in } 1}\right)-1 /\left(\omega C_{i}\right)+\omega L_{g}=0$, where $C_{i}$ is simply a large dc blocking capacitor. We first calculate $L_{g 1}$, which nullifies $\operatorname{Im}\left(Z_{\text {in } 1}\right)$ using $\operatorname{Im}\left(Z_{\text {in } 1}\right)+\omega L_{g 1}=0$. Although $C_{i}$ is larger the better, considering the layout size, $1 /\left(\omega C_{i}\right)=\omega L_{g 1} / 10$ is used to determine $C_{i} . L_{g}$ is then recalculated using $\operatorname{Im}\left(Z_{\text {in } 1}\right)-1 /\left(\omega C_{i}\right)+\omega L_{g}=0$.

Depending on to the operating frequency and the desired gain, $Z_{\text {in } 1}$ may happen to be inductive, or this situation can happen in the middle of the iterations. For this case, a nominal single bond wire inductance of 1 nH is
assumed for $L_{g}$ and $\operatorname{Im}\left(Z_{\text {in1 }}\right)-1 / \omega C_{i}+\omega L_{g}=0$ is used to calculate the required $C_{i}$ value.

In the next procedure, the design variables $L_{1}$ and $C_{o}$ are determined using the equations $\operatorname{Re}\left(Z_{\text {out }}\right)=R_{s o}$ and $\operatorname{Im}\left(Z_{\text {out }}\right)=0$ for output impedance matching to $R_{\text {so }}$, where $\operatorname{Re}\left(Z_{\text {out }}\right)$ is the real part of $Z_{\text {out }}$ expressed in (13).

If we let $Z_{\text {out }}$ in (12) equal to $A+j B$, the real and imaginary parts of $Z_{\text {out }} / / j \omega L_{1}$ in (13) are expressed as

$$
\begin{align*}
& \operatorname{Re}\left(Z_{\text {out }} / / j \omega L_{1}\right)=\frac{A \omega^{2} L_{1}^{2}}{A^{2}+\left(B+\omega L_{1}\right)^{2}} \text { and } \\
& \operatorname{Im}\left(Z_{\text {out1 }} / / j \omega L_{1}\right)=\frac{\left(A^{2}+B^{2}\right) \omega L_{1}+B \omega^{2} L_{1}^{2}}{A^{2}+\left(B+\omega L_{1}\right)^{2}} \tag{30}
\end{align*}
$$

Then by letting $\operatorname{Re}\left(Z_{\text {out }}\right)=\operatorname{Re}\left(Z_{\text {out }} / / j \omega L_{1}\right)=R_{s o}, L_{1}$ is expressed as

$$
\begin{equation*}
L_{1}=\frac{R_{s o} B+\sqrt{R_{s o}^{2} B^{2}+\left(A-R_{s o}\right)\left(A^{2}+B^{2}\right) R_{s o}}}{\omega\left(A-R_{s o}\right)} \tag{31}
\end{equation*}
$$

By letting $\operatorname{Im}\left(Z_{\text {out }}\right)=\operatorname{Im}\left(Z_{\text {out }} / / j \omega L_{1}\right)-1 /\left(\omega C_{o}\right)=0, C_{o}$ is expressed as

$$
\begin{equation*}
C_{o}=\frac{1}{\omega \cdot \operatorname{Im}\left(Z_{\text {out1 }} / / j \omega L_{1}\right)} \tag{32}
\end{equation*}
$$

Using (31) and (32), $L_{1}$ and $C_{o}$ can be simply calculated.

Now the $1^{\text {st }}$ set of the design variable values are ready to update $Z_{o L}$ and the remaining iterations are performed to find the final design variable values for the $G_{\max }$ case. It was found that the iteration number for this loop should be larger than 10 .

Right after the iteration loop, $A_{1}, g Z_{\text {out } 2}, A_{2}$, and $g Z_{\text {out1 }}$ are calculated using (20), (17), (22), and (21), respectively, and $G_{\text {max }}$ is calculated using (25).

If the $G_{\max }$ value is smaller than the desired gain, the routine gives a warning and stops.

### 4.4.2. Iterations to Solve for the $\boldsymbol{G}_{\text {min }}$ Case

The $2^{\text {nd }}$ loop finds the design variable values for the $G_{\text {min }}$ case. The same iteration as above with the last $Z_{o L}$ value as an initial guess is performed to find $G_{\min }$ using (25) again.

### 4.4.3. Iterations to Solve for the Gain_Design Case

The $3^{\text {rd }}$ loop finds the proper $R_{1}$ value for the desired gain Gain_design using the bisection method while the inner loop finds the corresponding design variable values for the present gain value. This inner iteration loop is exactly same as the $1^{\text {st }}$ and $2^{\text {nd }}$ loops. After all the design variables are determined for the present gain value, the gain is calculated using (25) again. If the calculated gain is equal to Gain_design within the allowed tolerance, the
calculation stops to output the final set of the design variable values, which include $W, \mathrm{nf}, m$, nf _residue, $\mathrm{nfb}, L_{s}$, $L_{g}, C_{i}, R_{1}, L_{1}$, and $C_{o}$.

## 5. Verifications

The automatic sizing algorithm explained in Section 4 was coded using Matlab (Version 7.9.0.529) assuming usage of a 90 nm commercial CMOS process. The design variable sets for seven different operating frequencies ranging from 0.7 GHz to 5 GHz were synthesized, and verifications were done by one-time Spectre circuit simulations with the corresponding BSIM4.5.0 MOSFET model [12] for the assumed process.

The design specifications include $I_{D}=5 \mathrm{~mA}, V_{D D}=1.2$ V , Gain_design $=21 \mathrm{~dB}$, and $R_{s i}=R_{s o}=50 \Omega$. The process specifications include $L=75 \mathrm{~nm}, W_{F}=3 \mu \mathrm{~m}$, and nf_max $=64$, where 75 nm for $L$ is the effective channel length in this process. The maximum transistor width was set as $W_{\max }=n f$ max $\times m \times W_{F}=64 \times 5 \times 3 \mu \mathrm{~m}=$ $960 \mu \mathrm{~m}$, which is below $1000 \mu \mathrm{~m}$ as we suggested.

As examples of the verifications, Figures 9 and $\mathbf{1 0}$ show the simulated LNA characteristics without any tuning for the operating frequency of 1 GHz and 5 GHz , respectively, when the corresponding sets of the design variable values obtained using the automatic sizing algorithm are used for the simulations. The synthesized design variable values are as follows;

For 1 GHz design, $R_{D B}=12.7 \mathrm{k} \Omega, W=960 \mu \mathrm{~m}(m=5$, nf_residue $=0), \mathrm{nfb}=6, L_{s}=1.382 \mathrm{nH}, L_{g}=19.557 \mathrm{nH}$, $C_{i}=14.25 \mathrm{pF}, R_{1}=497.1 \Omega, L_{1}=11.904 \mathrm{nH}, C_{o}=1.447$ pF .

For 5 GHz design, $R_{D B}=5.96 \mathrm{k} \Omega, W=231 \mu \mathrm{~m}(m=1$, nf_residue $=13), \mathrm{nfb}=2, L_{s}=0.5383 \mathrm{nH}, L_{g}=2.690 \mathrm{nH}$, $C_{i}=4.142 \mathrm{pF}, R_{1}=1.752 \mathrm{k} \Omega, L_{1}=2.813 \mathrm{nH}, C_{o}=0.190$ pF .

Table 1 summarizes the simulated results of the seven designs, which reside in the frequency range, where the automatic sizing program could provide the design variable set for Gain_design of 21 dB . Notice that, for the operating frequencies below 1 GHz , the synthesized $W$ values are restricted to below $960 \mu \mathrm{~m}$, which is equal to the value for $W_{\max }$.

In Table 1, we can see that the input and output matchings ( $S_{11}$ and $S_{22}$ ) are pretty good for all the designs, and the noise figure is pretty close to the noise figure minimum, which demonstrates the adequacy of the designs.

We note that power gain values are about the same with $S_{21}$ values. The $S_{21}$ values in Table 1 are smaller than the desired gain of 21 dB . This seems to be caused by neglecting $g_{m b}, C_{g b}, R_{s}, R_{d}, R_{g}$, and $R_{s u b}$ in the equivalent circuit in Figure 2. However we believe that the result is pretty good for the first-cut quick design.


Figure 9. Simulated (a) $s$ parameter and (b) noise characteristics for $f=1 \mathrm{GHz}$ : $S_{21}=20.31 \mathrm{~dB}, N F=0.660 \mathrm{~dB}, N F_{\text {min }}$ $=0.585, S_{11}=-23.6 \mathrm{~dB}, S_{22}=-23.0 \mathrm{~dB}$.


Figure 10. Simulated $s$ parameters for $f=5 \mathrm{GHz}: S_{21}=$ $17.16 \mathrm{~dB}, S_{11}=-16.9 \mathrm{~dB}, S_{22}=-34.8 \mathrm{~dB}$.

Table 2 summarizes the synthesized available gain ranges with the corresponding $R_{1}$ values for each design. We can see that a wide range of power gain can be obtained by varying the $R_{1}$ values as expected.

## 6. Conclusions

The analytical expressions for the principle parameters

Table 1. Simulation summary for the desired gain Gain design of 21 dB .

| $\boldsymbol{f}$ <br> $[\mathbf{G H z}]$ | $\boldsymbol{W}$ <br> $[\boldsymbol{\mu m}]$ | $\boldsymbol{S}_{21}$ <br> $[\mathbf{d B}]$ | $\boldsymbol{S}_{11}$ <br> $[\mathbf{d B}]$ | $\boldsymbol{S}_{22}$ <br> $[\mathbf{d B}]$ | $\boldsymbol{N F}$ <br> $[\mathbf{d B}]$ | $\boldsymbol{N F _ { \text { min } }}$ <br> $[\mathbf{d B}]$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0.7 | 960 | 20.29 | -24.0 | -23.2 | 0.826 | 0.556 |
| 0.8 | 960 | 20.42 | -24.8 | -22.9 | 0.734 | 0.562 |
| 1 | 960 | 20.31 | -23.6 | -23.0 | 0.660 | 0.585 |
| 2 | 576 | 19.10 | -20.3 | -22.7 | 0.783 | 0.728 |
| 3 | 384 | 18.41 | -19.0 | -24.9 | 0.933 | 0.856 |
| 4 | 291 | 17.78 | -17.5 | -29.8 | 1.032 | 0.948 |
| 5 | 231 | 17.16 | -17.0 | -34.8 | 1.183 | 1.073 |

Table 2. Synthesis summary for the available gain ranges with the corresponding $R_{1}$ values.

| $\boldsymbol{f}[\mathbf{G H z}]$ | $\boldsymbol{W}[\boldsymbol{\mu m}]$ | $\boldsymbol{S}_{\mathbf{2 1}}[\mathbf{d B}]$ | $\boldsymbol{R}_{\mathbf{1}}[\boldsymbol{\Omega}]$ |
| :---: | :---: | :---: | :---: |
| 0.7 | 960 | $17.4-22.0$ | $55.9-218$ |
| 0.8 | 960 | $16.8-23.3$ | $59.8-1.2 \mathrm{k}$ |
| 1 | 960 | $14.0-23.2$ | $54.6-6.5 \mathrm{k}$ |
| 2 | 576 | $12.7-23.3$ | $55.8-9.1 \mathrm{k}$ |
| 3 | 384 | $12.0-23.2$ | $55.8-8.4 \mathrm{k}$ |
| 4 | 291 | $12.0-23.0$ | $68.0-9.8 \mathrm{k}$ |
| 5 | 231 | $11.0-22.9$ | $55.8-9.1 \mathrm{k}$ |

were derived using the ac equivalent circuit of the singleended narrow-band cascode CMOS LNA adopting the inductive source degeneration. Based on the expressions, the automatic sizing algorithm was developed by adopting the power-constrained noise optimization criteria. The algorithm was coded using Matlab, and could provide a set of design variable values within seconds. One-time Spectre simulations without any tuning assuming usage of a commercial 90 nm CMOS process were performed to confirm that the automatic sizing program can synthesize the aimed first-cut design with a reasonable accuracy for the frequency range reaching up to 5 GHz .

This work showed in detail how the accurate automatic sizing can be done in an analytical approach. The approach can be applied to a common source LNA more easily since the derivation of principal parameters will be simpler with a fewer gain stages. It can be also applied to a differential LNA easily since the derivation will be basically same. The approach seems applicable to more complicated designs even though the derivation procedures will contain enhanced complexity.

The automatic sizing program may be utilized efficiently for additional tuning purpose. For example, after
examining the first-cut synthesis result with verifying circuit simulations, a smaller value for $W_{M 2}$ compared to the synthesized one for $W_{M 1}$ can be entered into the automatic sizing program to obtain another design variable set for better linearity.

## REFERENCES

[1] K. Muhammad, R. B. Staszewski and D. Leipold, "Digital RF Processing: Toward Low-Cost Reconfigurable Radios," IEEE Communications Magazine, Vol. 43, No. 8, 2005, pp. 105-113. doi:10.1109/MCOM.2005.1497564
[2] A. A. Abidi, "The Path to the Software-Defined Radio Receiver," IEEE Journal of Solid-State Circuits, Vol. 42, No. 5, 2007, pp. 954-966. doi:10.1109/JSSC. 2007.894307
[3] G. Zhang, A. Dengi and L. R. Carley, "Automatic Synthesis of a 2.1 GHz SiGe Low Noise Amplifier," Proceedings of IEEE Radio Frequency Integrated Circuits Symposium, Seattle, 2-4 June 2002, pp. 125-128.
[4] M. Chu and D. J. Allstot, "An Elitist Distributed Particle Swarm Algorithm for RFIC Optimization," Proceedings of Asia and South Pacific Design Automation Conference, Shanghai, 18-21 January 2005, pp. 671-674.
[5] P. Vancorenland, C. De Ranter, M. Steyaert and G. Gielen, "Optimal RF Design Using Smart Evolutionary Algorithms," Proceedings of Design Automation Conference, Los Angeles, 4-8 June 2000, pp. 7-10.
[6] G. Tulunay and S. Balkır, "A Compact Optimization Methodology for Single-Ended LNA," Proceedings of IEEE International Symposium Circuits and Systems, Geneva, 23-26 May 2004, pp. V-273-V-276.
[7] T.-K. Nguyen, C.-H. Kim, G.-J. Ihm, M.-S. Yang and S.-G. Lee, "CMOS Low-Noise Amplifier Design Optimization Techniques," IEEE Transactions on Microwave Theory and Technique, Vol. 52, No. 5, 2004, pp. 14331442. doi:10.1109/TMTT.2004.827014
[8] G. Tulunay and S. Balkir, "Automatic Synthesis of CMOS RF Front-Ends," Proceedings of IEEE International Symposium Circuits and Systems, Island of Kos, 21-24 May 2006, pp. 625-628.
[9] A. Nieuwoudt, T. Ragheb and Y. Massoud, "SOC-NLNA: Synthesis and Optimization for Fully Integrated Nar-row-Band CMOS Low Noise Amplifiers," Proceedings of Design Automation Conference, San Francisco, 24-28 July 2006, pp. 879-884.
[10] W. Cheng, A. J. Annema and B. Nauta, "A Multi-Step PCell for LNA Design Automation," Proceedings of IEEE International Symposium Circuits and Systems, Seattle, 18-21 May 2008, pp. 2550-2553.
[11] T. H. Lee, "The Design of CMOS Radio-Frequency Integrated Circuits," 2nd Edition, Cambridge University Press, Cambridge, 2004.
[12] BSIM4.5.0 MOSFET Model, User's Manual, University of California, Berkeley, 2004.


[^0]:    *This work was supported by 2011 Hongik University Research Fund (sponsors).

