Power Management Integrated Circuit with 90Plus Efficiency Used in AC/DC Converter

Yanfeng JIANG

Microelectronic Center, College of Information Engineering, North China University of Technology, Beijing, China Email: vanfeng jiang@vahoo.com

Abstract: Recently, resonant AC/DC converter has been accepted by the industry. However, the efficiency will be decreased at light load. So, a novel topology with critical controlling mode combined with resonant ones is proposed in this paper. The new topology can correspond to a 90 plus percent of power converting. So, a novel topology of an state of-art integrated circuit, which can be used as power management circuit, has been designed based on the above new topology. A simulator which is specific suitable for the power controller has been founded in this work and it has been used for the simulation of the novel architecture and the proposed integrated circuit.

Keywords: integrated circuit, power management, resonant

1. Introduction

Energy consumption has become one of the primary concerns in electronic design due to the recent popularity of portable devices and environmental concerns related to desktops and servers.[1] The battery capacity has improved very slowly (a factor of 2 to 4 over the last 30 years), while the computational demands have drastically increased over the same time frame.

The resonant controller of AC/DC output mainly uses series resonant as the main structure, it is categorized into two operating zone for load curve [2]. SRC is operated on the resonant point (operated in the inductor load area); LLC is operated below the resonant point and between the second resonant point (operated at the inductor load area). Figure 1 (SRC) and Figure 2 (LLC) below gives further explanation.



Fmin>=Fr

Figure 1. SRC load curve





Figure 2. LLC load curve

From Figure 1 SRC load curve, it can be seen that the resonant controller's operating zone, frequency is from Fmin~Fmax. In other words, the switching frequency Fsw operate above the resonant point Fsw>=Fr.[3]

From Figure 1 SRC load curve, it can be seen that the frequency of the resonant controller's operating zone is from Fmin~Fmax. In other words, when operating above the second resonant point and between Fsw>=Fr2~Fr1, at light load the frequency will be Fsw>Fr1. Therefore, comparing the advantage and disadvantage when designing SRC and LLC, LLC is by far more difficult to design compared to SRC. It is difficult to design if load curve is not simulated, so SRC is much easier to design because it only needs to design on a single resonant point. There will not be design issues even if simulation is not done. So, as to the serial resonant controller, there are two operating zone. SRC is the one with switching frequency operated on the resonant frequency while LLC operates between two resonant points, therefore LLC design is comparatively difficult.

For the SRC converter, it can be operated at high efficiency at normal mode, even surplus 90 percent. However, it will be decreased dramatically at light load. So, the total efficiency during the work period is not an ideal one. Authors in this paper have demonstrated that the SRC converter can be combined with different operation modes, CCM and DCM modes. At light load, the converter can be changed into DCM mode. In this way, the novel converter can have an enough high efficiency, even as high as 92%. [4]

2. Design of Critical Switching Mode

Switch Mode Power Supplies (SMPS) can operate in two different conduction modes, each one depicting the level of the current circulating in the power choke when the power switch is turned on. As will be shown, the properties of two black boxes delivering the same power levels but working in different conduction modes, will change dramatically in DC and AC conditions. The stress upon the power elements they are made of will also be affected. This article explains why the vast majority of low-power FLYBACK SMPS (off-line cellular battery chargers, VCRs etc.) operate in the discontinuous area and present a new integrated solution especially dedicated to these particular converters.

Figure 3a and 3b show the general shape of a current flowing through the converter's coil during a few cycles. In the picture, the current ramps up when the switch is closed (ON time) building magnetic field in the inductor's core. When the switch opens (OFF time), the magnetic field collapses and, according to LENZ's law, [5] the voltage across the inductance reverses. In that case, the current has to find some way to continue its flow and start its decrease (in the output network for a FLYBACK, through the freewheel diode in a BUCK etc.).

If the switch is switched ON again during the ramp down cycle, before the current reaches zero (Figure 3a), we talk about Continuous Conduction Mode (CCM). Now, if the energy storage capability of the coil is such that its current dries out to zero during OFF time, the



Figure 3. General shape of a current flowing through the converter's coil during a few cycles at different modes (Figure 3a. CCM mode; Figure 3b. DCM mode)



Figure 4. Schematic for determining critical state (Figure 4a. Circuitry schematic of FLYBACK topology; Figure 4b. Voltage wave of Secondary coil)

supply is said to operate in Discontinuous Conduction Mode (DCM), as shown in Figure 3(b). The amount of dead-time where the current stays at a null level defines how strongly the supply operates in DCM. If the current through the coil reaches zero and the switch turns ON immediately (no dead-time), the converter operates in Critical Conduction Mode.

There are three ways you can think of the boundary between the modes. One is about the critical value of the inductance, LC, for which the supply will work in either CCM or DCM given a fixed nominal load. The second deals with a known inductance L. What level of load, RC, will push my supply into CCM? Or what minimum load my SMPS should see before entering DCM? The third one uses fixed values of the above elements but adjusts the operating frequency, FC, to stay in critical conduction. These questions can be answered after a few lines of algebra corresponding to Figure 4's example, a FLY-BACK converter:

To help determine some key characteristics of this converter, we will refer to the following

Statements [6]:

EPE

	DCM mode	CCM mode
The first pole	$\frac{2}{2 \times \pi \times R_{L} \times C_{out}}$	
The second pole		$\frac{(1-D)}{2\times\pi\times\sqrt{L_p\times C_{out}}}$
Left zero	$\frac{1}{2 \times \pi \times R_{ESR} \times C_{out}}$	$\frac{1}{2 \times \pi \times R_{ESR} \times C_{out}}$
Right zero	$\frac{R_L \times (1-D)^2}{2 \times \pi \times L_p \times D}$	$\frac{R_L \times (1-D)^2}{2 \times \pi \times L_p \times D}$
$\frac{V_{output}}{V_{input}}$	$N \times D \times \sqrt{\frac{R_L}{2 \times L_P \times F_{SW}}}$	$\frac{D}{1-D} \times N$
$rac{V_{output}}{V_{error}}$	$\frac{V_{input}}{V_{SAW}} \times \sqrt{\frac{R_L}{2 \times L_P \times F_{SW}}}$	$\frac{V_{input}}{V_{SAW}} \times (1 + \frac{V_{output}}{V_{input}})^2$

Table 1. The poles, zeros and voltage gains in different modes for FLYBACK topology

+VDC



Figure 5. Total architecture of combination of critical mode with resonant ones

1) The average inductor voltage per cycle should be null

2) From figure 1b, when L=LC, IL(avg) = 2xIp

3) An 100% efficiency leads to Pin=Pout

So, the key parameters corresponding to critical mode used in FLYBACK topology converter have been deter-

mined. With the same principle, the poles and zeros in DCM and CCM modes can all be deduced, which are shown in Table 1. Additionally, the FLY BACK voltage gain under different modes is included, too.

In Table 1, F_{SW} is switching frequency, V_{SAW} is amplitude of PWM saw wave and L_P corresponds to primary coil.



R53 2K0 R54 12VS 1.860 Rset VREF VFB vcc FEAO PRIDRV PRIDRVH ~ ^ [13 D IN **D**2 RT R58 430K0 12 D_IN+ SEDRY ->>SECORVH C50 **47KΩ** 11 SECORVI R64 DEAO SRDRVB 10 099 GND R57 R70 1KΩ RT/CT 1K0 R59 C58 RSET 47KΩ 200K0 NCUT_9000 ст C51 R71 R72 R65 h. C5 NPC0.1uF/25V0.1uF/25V 250K 12KO 160 6200E/25V). 1uF/25V 0.22uF/2 IPLIMITS

Figure 7. Application diagram of NCUT_9000

3. Total Architecture of Resonant Ones Combined with Critical Controlling Mode

After critical controlling mode be determined, the design process of resonant ones with critical mode is listed below:

1) Input spec (350Vdc ~ 395Vdc)

2) Output spec (normally 5V or 12V/24V)

3) Decide resonant frequency (Fr: normally set at 50 Khz)

4) Decide controller IC (NCUT_9000) Minimum working frequency (same Fmin and Fr)/Maximum working frequency (Fmax normally set at 200Khz)

5) Decide the Q value of resonant frequency (normally set between $0.3 \sim 0.5$)

6) Structure Choice (below 500W use half bridge CL-ASS D, above 500W uses standard half bridge or full bridge).

The total architecture of combination of critical mode with resonant ones is listed in Figure 5.

In Figure 5, the values of key parameters are obtained based on 300W 12V/25A system. Figure 6 is the SRC half bridge circuit.

After the total architecture with 90 plus efficiency has been obtained, we will extract an integrated circuit, which acting as a power management with resonant function and critical mode controller. The circuit is named after our university's abbreviation as NCUT_9000. Its basic function will be introduced in next section. Its application diagram is shown in Figure 7.



Figure 8. Block diagram of NCUT_9000



Figure 9. Layout of NCUT_9000, based on TSMC 0.6µm BiCMOS technology

4. Design of NCUT 9000

Based on the above analysis and Figures 5-7, NCUT_9000's block diagram is shown in Figure 8.

The NCUT_9000 is the Green-mode resonant controller in critical mode for Desktop PC and high density AC adapter with 90 plus efficiency. For the power supply, it's input current shaping PFC performance could be very close to the performance of ML4800 leading edge modulation average current topology.

NCUT_9000 offers the use of smaller, lower cost bulk capacitors, reduces power line loading and stress on the

switching FETs, and results in a power supply fully compliant to IEC1000-3-2 specifications. This IC includes circuits for the implementation of a leading edge modulation, input current shaping technique "boost" type PFC and a trailing edge modulation current.

This circuit operates at 100kHz. A PFC OVP comparator shuts down the PFC section in the event of a sudden decrease in load. The PFC section also includes peak current limiting for enhanced system reliability.

The layout of NCUT_9000 is shown in Figure 9, based on TSMC 0.6µm BiCMOS technology.



Figure 10. The internal circuitry of a generic single output CCM PWM controller



Figure 11. The simplified diagram for IGBT and its macro model (Figure 11(a). The simplified diagram for IGBT; Figure 11(b). The IGBT's macro models)

5. Simulation of Power Supply Controller Combined with Output Power IGBT Device

Power supplies controller is notoriously difficult to simulate as component models in SPICE, due to the inherent instability of oscillator circuits in computer simulator. SPICE can all too often settle into a static mode where the circuit no longer oscillates, or takes so long to converge between time iterations as to make simulation too time consuming to be useful. Simulating the switching behavior of a Switch Mode Power Supply (SMPS) is not always an easy task. This is especially true if the designer wants to use an exact SPICE model for the Pulse Width Modulator (PWM) controller which will be used in the design. The PWM model may exist, but its syntax may be incompatible with your simulator. The solution that is proposed in this part consists of writing your own generic model of the PWM controller and then adapting its intrinsic parameters to comply with the real one you are using. Fixed frequency Current Control Mode (CCM) models will be thoroughly covered in this part. Based on this simulator, Voltage Control Mode (VCM) model can be done quickly in the same principle. For the power system, there always exist the power driver devices. The biggest stumbling block that engineers run into is turning vendor data sheet specifications into SPICE models that emulate real devices and run without convergence problems. This is especially true for power devices, like IGBTs, where the cost of testing and possibly destroying devices is prohibitive. For the demand to simulate the whole circuit with SMPS controller and power driver device, the macro model for IGBT is extracted and combination has been made on the two models.

Figure 10 shows the internal circuitry of a generic single output CCM PWM controller, which being the most well known architecture. The modelling of such a block consists the below two aspects. One is defining and testing each subcircuit individually. The other should be assembling all of these domino-like circuits to form the complete generic model. All individual blocks should be tested before they are used within larger models.

An IGBT is really just a power MOSFET with an added junction in series with the drain. This creates a parasitic transistor driven by the MOSFET and permits increased current flow in the same die area. The sacrifice is an additional diode drop due to the extra junction and turn-off delays while carriers are swept out of this junction. Figure 11(a) shows a simplified schematic of an IGBT. Note that what is called the "collector" is really the emitter of the parasitic PNP. What we have is a MOSFET driving an emitter follower. Although this model is capable of producing the basic function of an IGBT, refinements are required for more accurate modeling and to emulate the non-linear capacitance and breakdown effects. Figure 11(b) shows the complete subcircuit. The subcircuit is generic in nature, meaning

that component values in the subcircuit can be easily recalculated to emulate different IGBT devices. The model accurately simulates, switching loses, nonlinear capacitance effects, on-voltage, forward/reverse breakdown, turn-on/turn-off delay, rise time and fall tail, active output impedance, collector curves including mobility modulation.

Based on the above simulator which has been founded following the above analysis, the simulation results for NCUT_9000 have been listed in Figure 12, Figure 13 and Figure 14. Figure 12 shows the high voltage input load curve. Figure 13 shows the regular voltage input load curve and Figure 14 shows the low voltage input load curve.

Compared the three curves shown in Figure 12 to Figure 14, one can observe the fact that they all work in an apparent resonant mode. The property of the total power converter is less influenced by the load variation. So, the improvement on the property compared with conventional resonant ones can be observed under different load condition.

6. Conclusions

A novel architecture of power converter for AC-DC is proposed in this paper. Based on conventional resonant ones, the critical mode has been added on it. The principle of this architecture has been demonstrated by actual circuit design. The total circuit for the architecture is implemented and an IC circuit extracted from the total circuit is discussed, which named NCUT_9000, denoting the efficiency of this circuit be higher than 90%. As far as authors know, this is the first integrated circuit with intelligent property on power converter's architecture.



Figure 12. High voltage input load curve







Figure 14. Low input voltage load curve

The properties of IC is discussed. The layout of IC is listed, too. Moreover, a simulator tool, which is suitable for the critical mode circuit, has been founded, which is specific for simulation of power controller. Based on the simulator, the novel architecture and the proposed IC have been demonstrated, which shows that the power efficiency has been improved on light load.

7. Acknowledgement

This work is supported by Natural Science Foundation of China under No.60876078, Funding Project for Academic Human Resources Development in Institutions of Higher Learning Under the Jurisdiction of Beijing Municipality. (PHR(IHLB)) and Beijing Novel Research Star(2005B01) funded by Ministry of Beijing Science and Technology.

REFERENCES

- R. D. Middlebrook and S. Cuk, "A general unified approach to modeling switching converter power stages [J]," IEEE PESC, Vol. 21, No. 1, pp. 18–34, 2005.
- [2] Y. F. Jiang and M. X. Xie, "Micro-nano electron devices [M]," Chemical Industry Press, Beijing, 2005
- [3] R. Keller, "Closed loop testing and computer analysis aid

design of control systems [J]," Electronic Design, Vol. 22, No. 12, pp. 132–138, 1978.

- [4] V. Vorperian, "Simplified analysis of PWM converters using the model of the PWM switch, Parts I (CCM) and II (DCM) [J]," Transactions on Aerospace and Electronics Systems, Vol. 26, No. 3, pp. 21–48, 1990.
- [5] S. Sandler, "SMPS simulations with SPICE3 [M]," Mc-Graw, 1990
- [6] S. Ben-Yaakov, "Average simulation of PWM converters by direct implementation of behavioral relationships [C]," IEEE Applied Power Electronics Conference (APEC'93), pp. 510–516, 1993.