Circuits and Systems

Vol.7 No.6(2016), Paper ID 66825, 9 pages

DOI:10.4236/cs.2016.76087

 

Leakage Analysis of a Low Power 10 Transistor SRAM Cell in 90 nm Technology

 

Parimaladevi Muthusamy, Sharmila Dhandapani

 

Department of Information and Communication Engineering, Anna University, Chennai, India
Department of Electronics and Instrumentation Engineering, Bannari Amman Institute of Technology, Sathyamangalam, India

 

Copyright © 2016 Parimaladevi Muthusamy, Sharmila Dhandapani et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

 

How to Cite this Article


Muthusamy, P. and Dhandapani, S. (2016) Leakage Analysis of a Low Power 10 Transistor SRAM Cell in 90 nm Technology. Circuits and Systems, 7, 1033-1041. doi: 10.4236/cs.2016.76087.

Copyright © 2024 by authors and Scientific Research Publishing Inc.

Creative Commons License

This work and the related PDF file are licensed under a Creative Commons Attribution 4.0 International License.